Yasurou MATSUZAKI

Serial No.: 10/003,048 Docket No.: 108397-00052

36. (Amended) A semiconductor integrated circuit comprising a receiving circuit for receiving a transmission signal, which is behind a standard timing signal by a predetermined delay time in accordance to a logical value,

for detecting a delay time between a transition edge of the transmission signal transmitting through a signal line, and the transition edge of the standard timing signal, and

for generating the logical value according to the detected delay time.

* * * * * *

A marked-up version of the amended claims is enclosed as required by 37 C.F.R. § 1.121.